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Abstract
The LHCb preshower signals show so many uctuations
at low energy that a classical shaping is not usable at all.
Thanks to the fact that the fraction of the collected energy
during a whole LHC beam crossing time is 85%, we stud-
ied the special solution we presented at Snowmass 1 999
workshop. This solution consists of 2 interleaved fast in-
tegrators, one being in integrate mode when the other is
digitally reset. Two track-and-hold and an analog multi-
plexer are used to give at the output 85% of the signal
plus 15% of the previous one. These 15% are digitally
computed from the previous sample, and subtracted. A
completely new design of this solution had to be made,
see gure 2. This new design is described, including new
methods to decrease the supply voltage and the noise, as
well as to increase the quality of the reset and the linear-
ity. An output stage, consisting of a AB class push-pull
using only NPN transistors is also described. Laboratory
and beam test results are given.
I. Introduction
The LHCb preshower is used for the level 0 trigger, for
which a threshold corresponding to 5 minimum ioniza-
tion particle (MIP) is applied, with a 5% accuracy. This
detector is also used to improve electron and photon mea-
surement up to 100MIP. These two functions give us a
dynamic range of 0.1 to 100MIP (i.e. 10 bits).
The study of the signal [1] given by a scintillator cell and
the 64 channels Hammamatsu PMT, with a good agree-
ment with their simulation, shows us that at low energy,
the dominant eect is the statistical uctuation of the
photoelectron collection, while at high energy the domi-
nant eect is the PMT saturation which begin at 0.6mA,
see gure 1. These conditions, and the fact that the signal
length is always longer than 25ns, drive us to the solution
described before. We don't change the main electronic
choices we made on 1 999 [2] :
 a fully dierential design to minimize the noises ;
 bipolar transistors at the input stages to reduce the
osets ;
 CMOS transistors to save power and design integra-
tor switches ;
 AMS 0:8m BiCMOS technology and CADENCE
tools.
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Figure 1: cosmic events
However, we had to redesign the chip due to the following
considerations :
 because of the PMT saturation, we had to increase
the gain by a factor 20, and then we had to take more
care of the noise and oset eects. For the noise, the
integrator input stage was changed, and for the oset
and the operating point stability a special common
mode feedback loop was added ;
 we need a very high quality reset, to be able to com-
pute the subtraction with a negligible error, even in
the cases of a maximum signal immediately followed
by a "trigger level" one: the integrator itself was
changed ;
 the supply voltage had to be decreased down to
 2:75V to match the foundry specications, and to
obtain the "small power consumption" of 100mW/channel ;
 to carry the 6 000 output analog signals, we plan to
use simple ethernet dierential cables on up to 20m
long, in this case, we must adapt this cable at both
end, and then have to double the dynamic. To save
power, this dynamic is done in the last stage by de-
signing a dierential analog multiplexer with a gain
of two, and a  2V dynamic range with a  2:75V
supply. This required the design of parallel linearity
correction instead of the previous serial one ;
 we have to drive eÆciently the cable without extra
chips : an "all NPN A-B class push-pull " was de-
signed.
II. Design considerations
Most blocks of the chip are designed around a simple bipo-
lar dierential pair : this scheme is stable, easy to use and
economic in term of silicon area. In addition, in a fully
dierential design, each signal has its opposite, which is
very useful to compensate parasitic eects. In our case,
we have to take care of the linearity : our calibration
will be done essentially by the MIP values which are only
10 ADC counts. For this reason we need a non linearity
smaller than 1%, and we have ve blocks (i.e. ve non
linearity sources) in serial, see gure 2.
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Figure 2: one channel design
It is well kown that the non linearity of dierential pair,
essentially due to the variation of the base-emitter voltage
of the two transitors is easily corrected by the addition of
one diode (gain of 1), or two diodes (gain of 2) in the col-
lector branches to obtain the same voltage drop in emitter
and collector load, see gure 3. However, the consequence
of this "serial correction" is the lost of one or two diode
voltage drops which is incompatible with a large dynamic
range using small voltage power supply. The idea we ex-
plore to overcome this problem is to replace this "serial
correction" by a parallel one, see gure 4.
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In this new correction, the lost of gain is compensated by
decreasing the emmitter load in the oposite branch. The
gain obtained is double : we obtain a very good correction
without lost of dynamic range and the over-compensation
is possible. This is useful to compensates two stages with
only one parallel correction.
As an example, see gure 3 and 4, on this application, a
gain of 2 is needed in the multiplexer stage : using this
correction a non linearity error of only  100V was ob-
tained for a 4 volt (2V ) dynamic range including output
stage, using a  2:75V power supply. Figures 5, 6, 7 and
8 shown the error obtained in this example in the cases
of no compensation (5), under-compensation (6), over-
compensation (7) and right compensation (8).
The solution described here is very sensitive to the clock
jitter which determines the integration precision. For this
reason, we decide to send to the chip the main 40MHz
clock, and to make the 20MHz clock inside the chip. In
the other hand to protect the analog parts of the chip
against clock cross talk, the clock connections in the chip
are all bipolar, low level, ECL, and the CMOS clocks of
the integrators are generated inside each integrator block.
III. Building blocks
1.- Common to differential mode block (C2DM)
The nal scheme chosen is a voltage input current output
block, instead of the voltage amplier of the rst version,
see gure 9. The C2DM outputs can be considered as
grounded (virtual ground of the integrator): i1 =  i2 =
V in=2R
0
.
The value of the curent I determines only the speed, as
the values of r and V only the operating output point,
provided that the value of r remains high with respect the
integrator input impedance. These values are optimized
for the noise, the power supply is reduced by 3 diodes and
darlington transistors are used to reduce input curent and
allow to set the output operating point near the ground.
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Figure 9: C2DM and integrator
2.- Switched integrator
This block, see gure 9, is built around the wide band high
gain amplier. It has two gain stages, the rst is optimized
to minimize the oset, the second is a rail to rail CMOS
output. The connection between the two stages is a simple
follower for the PMOS's and a xed voltage drop (diodes
and resistor at constant current) for the NMOS's.
Two originalities are implemented :
During the integrate phase, from the DC point of view,
the integrator is an open loop high gain amplier : as a
consequence the oset and the operating point stability
are critical: for the oset greatest care was taken on the
input stage (resistor load and transistors doubled and de-
signed as a cross), and an extra feedback loop, acting only
on the common mode signal was added see gure 10 : rst
the common mode voltage is obtain by summation of the
two complementary outputs with 2 resistors. This voltage
is then compared to ground and the error result amplied
and applied with the same polarity on the two inputs.
As a result, the output common voltage is maintained to
ground, and the oset is reduced.
During the reset phase, inputs and outputs are shorted.
As a conseqence the gain becomes very low and the vir-
tual ground is not achieved. To overcome this problem
two extra switches are added at the inputs. The four
switches are designed with complementary MOS as usual
to minimise the injected charge eect.
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Figure 10: AOP with C.M. feedback
Results : the simulation results show a gain of 5 000 and a
very high quality reset. The simulated linearity is perfect.
An integrator was realized and tested alone. The test
results are in very good agreement with the simulation :
the osets measured at the output vary from a few mV
to a maximum of 100mV and the linearity is better than
our measurement capability.
3.- Track and Hold
The used structure is described by Pieter Vorenkamp [3]
and Jean-Marie Bussat [4], and already used and described
several times. The compensation of the base emitter par-
asitic capacity was unchanged, but the "serial" linearity
compensation was replaced by our new parallel one to
be more confortable on dynamic and also to obtain the
output operating point as high as possible. Under these
condition, the  1V dynamic range was easily obtained
with a linarity of few per thousand. These results were
conrmed by the tests of the prototypes, see the LHCb
web site [5].
4.- Differential analog multiplexer
The circuit was interesting to design : in this nal version
it is the key block where we had to go from  1V to  2V
dynamic range, in a 25ns multipexing operation without
any crosstalk from one input to the other.
We start from the simple switch of two identical dieren-
tial pairs of the gure 11. This scheme shows the following
imperfections :
 it is a little too slow, specially to return to zero when
the other input is high: The correction found is a
simple pull up resistor, see gure 12 ;
 the non linearity errors, as explain before, was cor-
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Figure 11: multiplexer design
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Figure 12: multiplexer detail
rected with the "parallel compensation" ;
 as on many other multiplexers, there is a little cross
talk between the two inputs, specialy when the un-
used input is fast and high. Here this fact is due to
the fact that the blocked transistors of the non used
input act as parasitic capacitor and inject on the out-
put a little part of their own signal. Thanks to the
fact that this design is fully dierential, we used two
extra transistors, always blocked, to inject also the
opposite parasites, see gure 12. Notice that the 4
transistors have exactly the same base and collector
operating points. As a result, the compensation is
perfect, and the cross talk disappears fully.
5.- Output buffer
The output buer is also a challenge : the consumption
of the very front end board is very critical as we have to
handle 64 channels and drive them on 20 meter cables,
on a 7 7 cm PC board includind the 64 channel photo-
tube ! A true class B or AB push-pull using only NPN
transistors was designed. It can be seen on the gure 13
that transistors T1 acts as a usual complementary push
pull. The transistor T2, which replaces the classical PNP
is driven by a contol loop for which the transistors T3, T4
and T5 are added. T1 + T3 and T4 + T5 form a current
mirror : they have same base and same emitter voltage.
A fraction of the output current, determined by the size
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Figure 13: buer design
ratio of T1, T3 and T4, T5, is "measured" by T4+T5 and
subtracted to I
ref
. The part of Iref which is not taken by
T4, T5 is apply to the base of T2 by the PMOS transistor.
It is easy to verify that this feedback is stable : if a positive
signal occurs, the current of T1 increases, its V
be
increases
and then the V
be
of T4 and T5 increase. As a consequence,
more current is taken to I
ref
by T4 and T5 and the current
given to T2 by the PMOS decreases to allow the output
voltage to increase. The same analyze is easy to do with
a negative going signal. The simulation conrms that this
circuit is a true push pull. It is interesting to notice that
the current feedback parameters are not critical at all, and
very easy to adjust. It is also interesting to notice that
the maximum dynamic range we can reach is only limited
by the power supply and the lost of two V
be
(T1 and T3),
exactly like in a complementary Push Pull. The following
table shows the results which could be easily reached with
this output stage for 3 dierent quiescent currents:
power supply quiescent linearity error rise time
currents on 2 volts
 2:75V 25mA 2mV max 2 ns
 2:75V 16mA 5mV max 3.5 ns
 2:75V 12mA 8mV max 5 ns
For our application, we chose to operate at 16mA. No-
tice that, as explain before, the 5mV non linearity error
was corrected in the parallel compensation of the previous
stage to reach, in simulation  100V error withthe two
stages together.
IV. Measurements
As usual, each block was individually realized and tested,
then a complete one channel prototype was realized and
tested, both in laboratory and in test beam. Finally, after
one iteration, a 4 channel and then the nal 8 channels
chips were produced. The results were in very good agree-
ment with the simulation, some details can be found on
the LHCb web site [5].
The functionnalities of the chip were carefully verify, lab-
oratory and test beam test and measurement were done,
their results are summarized bellow.
1.- Laboratoty tests
Oset : as expected oset dispersion is lower than 100mV.
Gains : the gain dispersion (few per cent) is negligible
behind the channel gain dispersion of the phototube.
Switching and rise time : the results of the "multiplexer-
buer alone" test show their total agreement with simu-
lation, without any overshoot, and with the predicted rise
time.
Global laboratoty tests are sumarized in gures 14 and 15
which show the simulated output just near the measured
one, and quantied by a global measure of the linearity,
which is the most important test. As we didn't have any
very precise pulse generator in term both of time jitter
and amplitude, we test the chip on its worst operating
mode ; i.e. with a very large input pulse given by a the
AWG2022 Tektronix 12 bits arbitrary wave form gener-
ator. The output of the chip is then transmitted to the
same ADC driver as used on the front end board and to
the 14 bits 65MS/s ADC AD6644. The result which rep-
resents the sum of errors of the generator, the chip, the
opamp and the ADC is shown gure 14. This measured
error is less than one LSB for the low signals and less than
one per cent along the whole dynamic range. As this er-
ror is in the same order of magnitude of these of our test
bench, the fact that they are not exactly so good than
the simulated ones is not signicant. In any case, they t
with the requirements of the experiment.
Figure 14: linearity
Figure 15: chip in/out
The noise was measured : we obtain the value of 650V
which ts our requirement, as it is les than one LSB.
2.- Test beam results
During the last LHCb test beam (september 2 001), we
test for the rst time the nal version. The gure 17
shows the output of the chip after a 15 meter cable for
one MIP. The noise value, see gure 16, was obtained
by histogramming the chip output few periods before the
trigger. The value of 700V we obtain shows that, in the
poor conditions of this test, the performances of the chip
was not degraded.
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Figure 17: the MIP
V. Conclusion
The mixed analog/digital shaper of the LHCb preshower,
based on switched integrator, track and hold, multiplexer
and cable push pull driver was successfully designed, real-
ized and tested. The results, in very good agreement with
simulations give :
 a dynamic range higher than  2V with  2:75V
power supply ;
 a linearity better than 1% or 1mV over the whole
dynamic range ;
 a noise smaller than 650V ;
 a consumption of 100mW per Channel ;
 a silicon area of 1:5mm
2
per channel, 8 channels per
chip.
Thanks to the full dierential design, all the corrections
were easily done, and the output noise was not aected at
all by the 40MHz clock.
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